

1 This file contains the logic necessary for a GAL22V10 to latch data bits
2 D0-D4 and multiplex the lowest three and the uppermost address lines
3 (MA0, MA1, MA2, and MA8) to the 256K SIMMs on the Micro Innovations
4 1MB/2MB memory board.

5
6
7 GAL22V10X 1: CLK, 2: D2, 3: D1, 4: D0, 5: A0, 6: A1,
8 7: A10, 8: A2, 9: D4, 10: D3, 11: A9, 13: MUX,
9 14: A8, 15: MA8, 16: MA2, 17: MA1, 18: MA0, 19: D1L,
10 20: D0L, 21: D4L, 22: D3L, 23: D2L

11
12 D0L = CLK \ \ D0
13 D1L = CLK \ \ D1
14 D2L = CLK \ \ D2
15 D3L = CLK \ \ D3
16 D4L = CLK \ \ D4
17 MA0 = (A0 & MUX') + (A8 & MUX)
18 MA1 = (A1 & MUX') + (A9 & MUX)
19 MA2 = (A2 & MUX') + (A10 & MUX)
20 MA8 = (D0L & MUX') + (D1L & MUX)

21
22 Signature: "2MU1rev0"

RESOLVED EXPRESSIONS (Reduction 2)

Signal name	Row	Terms
D0L	35	D0
D1L	50	D1
D2L	2	D2
D3L	11	D3
D4L	22	D4
MA0	67 68	A0 MUX' MUX A8
MA1	84 85	A1 MUX' A9 MUX
MA2	99 100	A10 MUX A2 MUX'
MA8	112 113	MUX' D0L MUX D1L

♀ SIGNAL ASSIGNMENT

Pin	Signal name	Column	Rows			Activity
			-----	-----	-----	
			Begin	Avail	Used	
1.	CLK	0	-	-	-	High (Clock)
2.	D2	4	-	-	-	High

I 204 El apsed ti me 2 seconds

2MU1V10. LST

♀
†